
Alessandro Garghetti
Staff RF IC Design Engineer at Infineon Technologies Austria, with 6-years experience in high-performance mm-wave and analog ICs,... | Villach, Villach, Austria
*50 free lookup(s) per month.
No credit card required.
Alessandro Garghetti’s Emails al****@in****.com
Alessandro Garghetti’s Phone Numbers 1408956****
Social Media
Alessandro Garghetti’s Location Villach, Villach, Austria
Alessandro Garghetti’s Expertise Staff RF IC Design Engineer at Infineon Technologies Austria, with 6-years experience in high-performance mm-wave and analog ICs, in nanoscale CMOS and SiGe BiCMOS technologies. I received my MSc degree in Electronics Engineering at Politecnico di Milano in 2017. In 2017 I joined SK Hynix as Analog Design Engineer, and since 2019 I am with Infineon Technologies Austria. I am first author and co-author of 8 IEEE publications (including ISSCC, JSSC, TCAS-I, CICC, SSC-L and ISCAS), recipient of the IEEE ISCAS 2018 Best Paper Award, IEEE member and reviewer, and I hold 1 patent. I am enthusiastic and highly motivated in the RF and Analog IC Design field, with deep interest and propositive attitude on state-of-art RF circuits.
Alessandro Garghetti’s Current Industry Infineon Technologies
Alessandro
Garghetti’s Prior Industry
Politecnico Di Milano
|
Sk Hynix
|
Ieee
|
Infineon Technologies
Not the Alessandro Garghetti you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Infineon Technologies
Staff RF IC Design Engineer
Fri Apr 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Infineon Technologies
RF IC Design Engineer
Fri Feb 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Apr 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Sk Hynix
Senior Analog IC Design Engineer
Thu Nov 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Feb 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Ieee
IEEE Author
Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Sk Hynix
Analog IC Design Engineer
Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Nov 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Politecnico Di Milano
MSc Thesis: RF Design
Fri Jan 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)