
Alexander Alexeyev
My motivation is finding new applications for silicon beyond traditional markets and industries and exploring new technologies that... | 19 Pickett Street, Beverly, United States
*50 free lookup(s) per month.
No credit card required.
Alexander Alexeyev’s Emails al****@an****.com
Alexander Alexeyev’s Phone Numbers No phone number available.
Social Media
Alexander Alexeyev’s Location 19 Pickett Street, Beverly, United States
Alexander Alexeyev’s Expertise My motivation is finding new applications for silicon beyond traditional markets and industries and exploring new technologies that make it possible. Analog and Mixed-Signal integrated circuit design from definition to physical implementation. CMOS, BiCMOS technologies. Experience ranging from basic building blocks (PLLs, amplifiers, voltage and current references, regulators, etc.) to full chip level definition and implementation. Signal integrity for high speed digital interfaces.
Alexander Alexeyev’s Current Industry Synopsys
Alexander
Alexeyev’s Prior Industry
Suny Stony Brook
|
Quadic Systems
|
Tundra Semiconductor
|
National Semiconductor
|
Lyric Semiconductor
|
Analog Devices
|
Waveguide
|
Synopsys
|
Cytotronics
Not the Alexander Alexeyev you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Synopsys
Architect
Thu Feb 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Cytotronics
Head of Electrical Engineering
Tue Mar 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Feb 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)
Synopsys
Senior Staff Design Engineer, Technical Lead, DDR Memory Interface
Fri Mar 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Mar 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Waveguide
Technical Director
Thu Oct 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Mar 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Analog Devices
Lead Design Engineer
Wed Jun 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Sep 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Lyric Semiconductor
Senior Principal Circuit Design Engineer
Wed Aug 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
National Semiconductor
Staff Circuit Design Engineer
Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Aug 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
Tundra Semiconductor
Senior Circuit Design Engineer
Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Jan 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)
Quadic Systems
Circuit Design Engineer
Thu May 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)
Suny Stony Brook
Grad Student
Sat Jan 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time)