
Andrew Wu
I have worked in IC industry since 1996 and have proved capabilities in circuit management/design, device characteristics, yeild... | Hsinchu City, Hsinchu City, Taiwan
*50 free lookup(s) per month.
No credit card required.
Andrew Wu’s Emails an****@mi****.com
Andrew Wu’s Phone Numbers No phone number available.
Social Media
Andrew Wu’s Location Hsinchu City, Hsinchu City, Taiwan
Andrew Wu’s Expertise I have worked in IC industry since 1996 and have proved capabilities in circuit management/design, device characteristics, yeild enhancement, design flow trimming and EDA. Specialties: Inventor of patent: 1) I271134: SIGNAL LINE LAYOUT STRUCTURE AND METHOD (2)I298570: SCHMITT TRIGGER WITH ELECTROSTATIC DISCHARGE (ESD) PROTECTION (3)I323473 CAPACITOR STRUCTURE
Andrew Wu’s Current Industry Microchip Technology
Andrew
Wu’s Prior Industry
Epson
|
Tsmc
|
Realtek
|
Cadence Design Systems
|
Springsoft
|
Prolific Technology
|
Microchip Technology
Not the Andrew Wu you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Microchip Technology
Staff Pdk Automation Engineer
Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Prolific Technology
Senior Manager, Ic Design R&D
Tue Feb 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Springsoft
Technical Manager
Tue Dec 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Oct 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Core Comp Technical Leader
Sat Apr 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Nov 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)
Realtek
Assistant Manager
Fri Feb 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Apr 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time)
Tsmc
Senior Product Engineer
Wed Dec 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Feb 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Epson
Senior Engineer, Project Leader
Wed Oct 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Nov 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)