
Atul Pandey
Experienced Semiconductor Industry professional with top companies in Technical and Customer focus roles. o Current focus is to... | Munich, Munich, Germany
*50 free lookup(s) per month.
No credit card required.
Atul Pandey’s Emails at****@me****.com
Atul Pandey’s Phone Numbers No phone number available.
Social Media
Atul Pandey’s Location Munich, Munich, Germany
Atul Pandey’s Expertise Experienced Semiconductor Industry professional with top companies in Technical and Customer focus roles. o Current focus is to align with strategic customers design verification requirements to drive revenue growth for AMS products at Mentor Graphics. o Experience with many aspects of IC design incuding Product Architecture definition,Circuit design,Functional verification,Physical design and verification,Silicon charecterisation and CAD tools and methodologies. o Unique combination of creativity and analytical skill with the ability to assess both vantage points to create effective solutions for customers.
Atul Pandey’s Current Industry Synopsys
Atul
Pandey’s Prior Industry
Iit Delhi
|
St Microelectronics
|
Intel
|
Infineon Ag Qimonda
|
Mentor Graphics
|
Cadence Design Systems
|
Synopsys
Not the Atul Pandey you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Synopsys
Account Manager
Fri Jan 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Cadence Design Systems
Application Engineering
Mon Apr 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Dec 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Mentor Graphics
Application Engineering consultant
Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Apr 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Mentor Graphics
European Product specialist
Mon Sep 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Infineon Ag Qimonda
Senior Analog Design Engineer
Sat Apr 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Aug 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Component Design Engineer
Tue Jun 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Mar 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time)
St Microelectronics
Design engineer
Sun Dec 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jun 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)
Iit Delhi
Project Associate
Fri Sep 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Sep 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)