Chen-Yu Tsai

Chen-Yu Tsai

DFT: scan plan & architecture, BIST, BSD ATPG: test coverage improvement, test cost reduction, QoR & SDC analysis Diagnosis:... | Hsinchu City, Hsinchu City, Taiwan

*50 free lookup(s) per month.

No credit card required.

Chen-Yu Tsai’s Emails

Chen-Yu Tsai’s Phone Numbers

Social Media

Chen-Yu Tsai’s Location

Chen-Yu Tsai’s Expertise

Chen-Yu Tsai’s Current Industry

Chen-Yu Tsai’s Prior Industry

Not the Chen-Yu Tsai you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Synopsys

Senior Staff Application Engineer

Mon Jan 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

新思科技

Staff Application Engineer

Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)

Mediatek

Technical Manager

Sat Mar 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Guc

Assistant Technical Manager

Mon Feb 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Mar 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)

Narl

Research Associate

Sat Jan 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.