
Chia-Pu Chu
PhD from UCLA electrical engineering department focused on solid state electronics and III-V optoelectronics. - 9.5+ yrs of experience... | Portland, Oregon, United States
*50 free lookup(s) per month.
No credit card required.
Chia-Pu Chu’s Emails ch****@in****.com
Chia-Pu Chu’s Phone Numbers No phone number available.
Social Media
Chia-Pu Chu’s Location Portland, Oregon, United States
Chia-Pu Chu’s Expertise PhD from UCLA electrical engineering department focused on solid state electronics and III-V optoelectronics. - 9.5+ yrs of experience into semiconductor manufacturing industry combined from an IDM company and a WFE supplier. - Leadership role on field applications/process team for multiple business penetration projects for DUV/EUV patterning HM’s enablement and their integration solutions. - Close working relationship with customers about process development and new product technical support, new business development, penetration strategy analytics, and relevant technical program management. - Solid background in semiconductor physics & devices and relevant device & material characterizations, process integration experience for advanced FINFET/GAA FET device FEOL/BEOL process flow, EM waves, TLM on BEOL interconnect design, and knowledge in digital/analog IC design flow. - Extensive experience in semiconductor ultra-high/high vacuum manufacturing equipment especially in MBE, PECVD, ALD, ICP/CCP RIE, MOCVD from system level knowledge to process applications development, and user level knowledge into photolithography and optical / e-beam metrology tools. - Experience with device and processing modeling tools : Tauraus Medici, Tsuprem-4, COMSOL, Coventor SEMulator 3D.
Chia-Pu Chu’s Current Industry Lam Research
Chia-Pu
Chu’s Prior Industry
National Chiao Tung University
|
University Of California Los Angeles
|
Intel
|
Lam Research
Not the Chia-Pu Chu you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Lam Research
Staff Field Process Engineer
Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Process Technology Development Engineer
Sun Feb 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
University Of California Los Angeles
Graduate Student Researcher
Tue Sep 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Dec 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
National Chiao Tung University
Research Assistant
Thu Sep 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)
National Chiao Tung University
Undergraduate Research Assistant
Wed Sep 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)