
Collin Yu
In charge of block level physical design through entire ASIC flow from RTL to GDS2. Includes synthesis, PNR,... | San Francisco, San Francisco, United States
*50 free lookup(s) per month.
No credit card required.
Collin Yu’s Emails cy****@un****.com
Collin Yu’s Phone Numbers No phone number available.
Social Media
Collin Yu’s Location San Francisco, San Francisco, United States
Collin Yu’s Expertise In charge of block level physical design through entire ASIC flow from RTL to GDS2. Includes synthesis, PNR, timing closure, power closure and physical verification Experience in: ◦ Low power and power gated design ◦ High speed DDR PHY IP implementation ◦ Manual bus routing and length based buffering ◦ Library management and PNR flow management ◦ Top level, block level and IO timing closure ◦ Global Foundries 28nm and Samsung 28nm technologies ◦ PERL and TCL scripting for compiling and analyzing data. Developed a “Triggered Read” system for the readout of electron tracks on CCD sensors using hardware such as ASICs and a Xilinx FPGA board and software tools such as QT creator, Xilinx ISE and EDK Design Suite.
Collin Yu’s Current Industry Uniquify Inc
Collin
Yu’s Prior Industry
U.C. Berkeley
|
Uniquify Inc
Not the Collin Yu you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Uniquify Inc
ASIC Design Engineer
Fri Mar 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
U.C. Berkeley
Hardware Interface Engineer
Sun Aug 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Nov 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)