Daniel Pearce

Daniel Pearce

Quality Professional with strong background in chemical, electrical and silicon theory and application in manufacturing and research environments.... | 148 Chase Court, Essex Junction, United States

*50 free lookup(s) per month.

No credit card required.

Daniel Pearce’s Emails

Daniel Pearce’s Phone Numbers

Social Media

Daniel Pearce’s Location

Daniel Pearce’s Expertise

Daniel Pearce’s Current Industry

Daniel Pearce’s Prior Industry

Not the Daniel Pearce you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Beta Technologies

Quality System Specialist

Mon Apr 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Globalfoundries

Manufacturing Quality Manager

Sun May 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Feb 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)

Galanz

Director of Quality Assurance/Warranty/Service

Mon Oct 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Galanz Americas

Director of Quality Assurance/Warranty/Service

Mon Oct 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Acp

Director Of Quality Assurance

Sun Jan 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Oct 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)

Acp

Quality Manager

Wed Oct 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Dec 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)

Whirlpool

Quality Engineer

Thu Mar 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Oct 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)

Amphenol Rf

Quality Engineer

Mon Nov 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)

Nxp Semiconductors

Process Engineer

Tue Aug 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)

Infineon Technologies

WETS Process Engineering Intern

Tue Jun 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Nov 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)

Infineon Technologies

WETS Process Engineering Intern

Sun Jun 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Nov 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.