
Darshan Alagud
Currently involved in designing and writing micro-architecture specifications for components of a next generation On-Chip Interconnect. My work experience... | Austin, Texas, United States
*50 free lookup(s) per month.
No credit card required.
Darshan Alagud’s Emails da****@fr****.com
Darshan Alagud’s Phone Numbers No phone number available.
Social Media
Darshan Alagud’s Location Austin, Texas, United States
Darshan Alagud’s Expertise Currently involved in designing and writing micro-architecture specifications for components of a next generation On-Chip Interconnect. My work experience in the past has primarily been in the role of an RTL design or digital design engineer for SoC, GPU, and Interconnect teams. I'm knowledgeable in low-power and multi-clock domain designs, with experience using related tools, and with a good background in Computer Architecture (Cache Coherency, CPU, GPU).
Darshan Alagud’s Current Industry Arteris Ip
Darshan
Alagud’s Prior Industry
Wipro Technologies
|
Intel
|
Nxp Semiconductors
|
Freescale Semiconductor
|
Samsung Electronics
|
Arterisip
|
Arteris Ip
Not the Darshan Alagud you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Arteris Ip
Staff Design Engineer - Interconnect
Mon Mar 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Arterisip
Sr. Design Engineer - Interconnect
Sun Oct 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Mar 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Samsung Electronics
Sr. Design Engineer
Thu Sep 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Oct 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
Nxp Semiconductors
Design Engineer
Fri Feb 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Freescale Semiconductor
Logic Design Engineer
Fri Feb 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Dec 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Grad Intern
Wed Feb 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Aug 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Wipro Technologies
Project Engineer (VLSI)
Tue Aug 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jun 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)