
Devansh Shah
Engineering Leadership ► Technical Leadership ► Precise Communication ► Breaking down siloes ► Energizing global teams... | Detroit, Detroit, United States
*50 free lookup(s) per month.
No credit card required.
Devansh Shah’s Emails de****@zf****.com
Devansh Shah’s Phone Numbers No phone number available.
Social Media
Devansh Shah’s Location Detroit, Detroit, United States
Devansh Shah’s Expertise Engineering Leadership ► Technical Leadership ► Precise Communication ► Breaking down siloes ► Energizing global teams ► Proactive Problem Solving Overview: Passionate PCB Layout Specialist following IPC Class 2/3 design guidelines especially for Automotive Safety application compliant regulations apply to all Projects and Data Management. 12 years in HDI and module design. 6 years in Medical/Industrial Device development. I work at the highest level of quality. Schedule driven to meet or exceed my own goal of perfection. High yield design (DFx) for high volume manufacturing. Will not accept taking short cuts and the fix later attitude. I believe that you need to put quality into a product at the development/planning phase. Specializing in the Front-to-Back End PCB Layout and the PCB Layout Process utilizing the best tools for the job. I believe in utilizing CAD Tools that allow me to perform at optimum level without sacrificing quality or schedule.
Devansh Shah’s Current Industry Zf
Devansh
Shah’s Prior Industry
Institute For Plasma Research
|
Seneca College Of Applied Arts And Technology
|
Artaflex
|
Embedded Sense
|
Zf
Not the Devansh Shah you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Zf
PCB Design Specialist
Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Zf
Sr ECAD
Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Zf
ECAD
Thu Oct 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Embedded Sense
Electronics & PCB Design Engineer
Thu Dec 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Nov 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Artaflex
PCB Design Engineer
Mon Nov 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Nov 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Seneca College Of Applied Arts And Technology
Electronics Lab Technician
Fri Jan 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Apr 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Institute For Plasma Research
Hardware Engineer co-op
Thu Jan 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)