
Eng Lemoine
Electrical Engineer specialized in Digital Circuit Design, bilingual, with twelve years of experience. Recognized for her extensive knowledge... | Montreal, Montreal, Canada
*50 free lookup(s) per month.
No credit card required.
Eng Lemoine’s Emails do****@ma****.com
Eng Lemoine’s Phone Numbers No phone number available.
Social Media
Eng Lemoine’s Location Montreal, Montreal, Canada
Eng Lemoine’s Expertise Electrical Engineer specialized in Digital Circuit Design, bilingual, with twelve years of experience. Recognized for her extensive knowledge of FPGAs and her ability to work on complex projects. Determined, persevering, organized and highly appreciated by her peers. Member in good standing of the Ordre des ingénieurs du Québec. Key Competencies: • Electronic design of digital and analog circuits, FPGA and ASIC design flows • Signal processing algorithm design • Programming: object-oriented MATLAB, Simulink, LabVIEW, Ruby, Unix • Telecommunication (3G, 4G, DOCSIS 3.0, DOCSIS 3.1) • Languages and digital electronic design tools: VHDL, Verilog, TCL, ModelSim, Synplify, Quartus II, Vivado, Riviera-PRO • Languages and tools of electronic analog design: Cadence, Spectrum, HSpice, ADS, OrCAD, Verilog AMS • Measuring instruments (oscilloscope, power spectrum analyzer, network analyzer) • Agile environment (Scrum) (JIRA, Confluence, TFS, Pivotal Tracker, Redmine) • Strong team player Fast learner
Eng Lemoine’s Current Industry Regie De Lenergie
Eng
Lemoine’s Prior Industry
Averna
|
Semtech
|
Loto Quebec
|
Regie De Lenergie
Not the Eng Lemoine you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Regie De Lenergie
Economic Regulation Specialist
Sat Jul 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Loto Quebec
Compliance Engineer
Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jul 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Semtech
FPGA Designer
Fri Jan 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Averna
Digital Circuit Designer
Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)