
Hsiao-Chien Wu
I was as an application engineer based at IBM and GF working with their development team dealing with... | San Jose, California, United States
*50 free lookup(s) per month.
No credit card required.
Hsiao-Chien Wu’s Emails hs****@as****.com
Hsiao-Chien Wu’s Phone Numbers No phone number available.
Social Media
Hsiao-Chien Wu’s Location San Jose, California, United States
Hsiao-Chien Wu’s Expertise I was as an application engineer based at IBM and GF working with their development team dealing with short loop, experiment wafer to study PWQ and metrology to improve their yield for two years since 2018. My current position is Senior On Product Performance Engineer working on multi-beam system which responsible for collaborating with internal teams, Development and Engineering (D&E) team, and M&L teams in a multi-discipline project team to develop concepts, perform engineering analysis, build, and test prototypes, generate detailed designs, create engineering drawings, partner with suppliers and support integration and testing. Two and half years as research assistant in the Department of Materials Science and Engineering at lab Characterization Center for Materials and Biology at University of Texas Arlington. Well experienced in surface structure modification using plasma electrolytic oxidation process, micro- and nano-structure characterization and failure analysis using Scanning Electron Microscopy (SEM), X-ray diffraction. Expertise experience for Transmission Electron Microscopy (TEM) sample preparation for powder, bulk and especially for cross-section TEM samples of this films and coating.
Hsiao-Chien Wu’s Current Industry Asml
Hsiao-Chien
Wu’s Prior Industry
艾司摩爾
|
Asml
Not the Hsiao-Chien Wu you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Asml
System Performance Project Lead
Wed Nov 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
艾司摩爾
Senior On Product Performance Engineer
Fri Apr 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Nov 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
艾司摩爾
Design Engineer
Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Apr 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
艾司摩爾
Application Engineer
Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)