Jayaprakash Udhayakumar
Lead Timing analysis Engineer with more than 3 years of experience in timing closure of 65 nm and... | Bengaluru, Karnataka, India
*50 free lookup(s) per month.
No credit card required.
Jayaprakash Udhayakumar’s Emails ja****@ib****.com
Jayaprakash Udhayakumar’s Phone Numbers 91787186****
Social Media
Jayaprakash Udhayakumar’s Location Bengaluru, Karnataka, India
Jayaprakash Udhayakumar’s Expertise Lead Timing analysis Engineer with more than 3 years of experience in timing closure of 65 nm and 90nm technology ASIC chip with good exposure to the ASIC back-end methodology and 2 years of experience in design, functional verification and FPGA based validation. Specialties: Static and Statistical Timing analysis. Design coding. Functional verification. System validation using FPGA prototyping.
Jayaprakash Udhayakumar’s Current Industry Ibm
Jayaprakash
Udhayakumar’s Prior Industry
Ibm
|
Hcl Technologies
Not the Jayaprakash Udhayakumar you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience
Ibm
Senior R & D Engineer
Sat May 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Hcl Technologies
Technical Lead
Thu Jul 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Ibm
Senior R And D Engineer
— PresentSkills
Languages
Jayaprakash Udhayakumar Email Addresses
Jayaprakash Udhayakumar Phone Number
FAQ About Jayaprakash Udhayakumar
-
Jayaprakash Udhayakumar is located at
Bengaluru, Karnataka, India -
Jayaprakash Udhayakumar is a
Lead Timing analysis Engineer with more than 3 years of experience in timing closure of 65 nm and 90nm technology ASIC chip with good exposure to the ASIC back-end methodology and 2 years of experience in design, functional verification and FPGA based validation. Specialties: Static and Statistical Timing analysis. Design coding. Functional verification. System validation using FPGA prototyping. Ibm -
Jayaprakash Udhayakumar currently works in the
Ibm -
Jayaprakash Udhayakumar specializes in
Lead Timing analysis Engineer with more than 3 years of experience in timing closure of 65 nm and 90nm technology ASIC chip with good exposure to the ASIC back-end methodology and 2 years of experience in design, functional verification and FPGA based validation. Specialties: Static and Statistical Timing analysis. Design coding. Functional verification. System validation using FPGA prototyping. -
Jayaprakash Udhayakumar speaks the following languages:
No languages available. -
Jayaprakash Udhayakumar has prior experience in the following industries:
No prior industries available. -
Jayaprakash Udhayakumar has the following professional experience:
Ibm , Hcl Technologies , Ibm . -
You can view Jayaprakash Udhayakumar’s
LinkedIn profile at LinkedIn URL. -
Jayaprakash Udhayakumar’s work email addresses are
[email protected] . -
Jayaprakash Udhayakumar works at
Ibm
People you may be interested in
- Brigitte Courtin
- Lipsky Avi
- Christian Hofmeister
- User Info Missing
- Kanika Mittal
- Federica Leoni
- Andrew Wooten
- Long Donna
Responsable politique jeunes chez Renault et formations
Math Teacher at Green Village and Student at Tel Aviv University
Technische Beratung für Befestigung und Brandschutz in der Haustechnik
Legal Counsel at the Netherlands Authority for the Financial Markets (AFM)
Lead - Client Success at Analitica
Buyer at wind tre - IS/IT Procurement - Business & Wholesale
PwC US Banking and Asset / Wealth Management Deals Leader
Clinical Supply Specialist at Texas Health Resources