
Kevin Kirkus
As a Data Center Post-Silicon Hardware Validation Architect Lead for many Xeon generations and roles, currently specialize in... | Austin, Texas, United States
*50 free lookup(s) per month.
No credit card required.
Kevin Kirkus’s Emails ke****@in****.com
Kevin Kirkus’s Phone Numbers No phone number available.
Social Media
Kevin Kirkus’s Location Austin, Texas, United States
Kevin Kirkus’s Expertise As a Data Center Post-Silicon Hardware Validation Architect Lead for many Xeon generations and roles, currently specialize in Post-Silicon Automation strategies, product execution/methodology efficiencies, and innovation leadership. I begin my career in pre-silicon verification & post-silicon validation for PCIE and System Errors before owning the first-generation socket-interconnect validation (test plan, content, exec, debug). I further expanded my leadership roles into xDomain/xFeature coverage with synthetic OS coverage strategy, platform configurations, and help front-line boot/fuse silicon enabling efforts. Through the many experiences and learnings alongside many other great leaders, partners, and contributors, I furthered my technical and strategic leadership roles. As a validation architect, investment in areas of Functional Validation (FV) methodologies, standardization, and product delivery, these roles have allowed me to serve in both global, segment, and product post-silicon validation for improving quality and ingredient integration roles associated with automation solutions. My passion is for driving efficiencies into all aspects of validation and in bringing up the next generation of leaders through technical mentorship, technical sharing forums, and strategic alignment in line with product delivery goals.
Kevin Kirkus’s Current Industry Intel
Kevin
Kirkus’s Prior Industry
Sgi
|
Intel
Not the Kevin Kirkus you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
Principal Engineer
Fri Feb 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Hardware Validation Engineer
Thu Jul 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Feb 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Sgi
Intern Custom Engineering department
Sun Sep 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)