
Kiran Upadhyayula
I'm an experienced Logic Design Engineer with a demonstrated history of working in the semiconductors industry. Skilled in... | Olympia, Washington, United States
*50 free lookup(s) per month.
No credit card required.
Kiran Upadhyayula’s Emails ku****@ex****.microsoft
Kiran Upadhyayula’s Phone Numbers No phone number available.
Social Media
Kiran Upadhyayula’s Location Olympia, Washington, United States
Kiran Upadhyayula’s Expertise I'm an experienced Logic Design Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Verilog, C firmware, mixed signal debug, post Si debug using lab equipment, Si bring up, Cadence Virtuoso, Digital Circuit Design, Universal Verification Methodology (UVM), SystemVerilog, and Cadence. Strong engineering professional with a Master’s Degree focused in Electrical and Electronics Engineering from University of Washington.
Kiran Upadhyayula’s Current Industry Microsoft
Kiran
Upadhyayula’s Prior Industry
Intel
|
Microsoft
Not the Kiran Upadhyayula you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Microsoft
Senior Hardware Engineer
Thu Sep 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Microsoft
Hardware Engineer 2
Sat May 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Sep 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Digital Design Engineer
Fri Nov 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Apr 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Logic Design Engineer
Tue Jul 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Nov 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Graduate Technical Intern
Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Sep 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)