
Konark Patel
As a verification engineer I am having a understanding and experience of, ☛ RTL Verification ☛ IP level verification using... | Ahmedabad, Gujarat, India
*50 free lookup(s) per month.
No credit card required.
Konark Patel’s Emails ko****@ei****.com
Konark Patel’s Phone Numbers No phone number available.
Social Media
Konark Patel’s Location Ahmedabad, Gujarat, India
Konark Patel’s Expertise As a verification engineer I am having a understanding and experience of, ☛ RTL Verification ☛ IP level verification using SV and UVM. ☛ Test bench development, test case coding and execution from scratch ☛ Regression debugs, Coverage analysis ☛ Protocol knowledge Ethernet,OTN etc. ☛ Validation test creation using Python Good understanding of ASIC flow, FPGA flow, ☛ Knowledge of System verilog and verilog. ☛ Knowledge of System UVM. ☛ Knowledge of OTN Network. ☛ Ability to work in group and problem solving skills. ☛ Prolific at Communication ☛ good knowledge digital design. TECHNICAL SKILLS : ☛ Hardware Description Language(HDL): Verilog, Syatem verilog ☛ Programming Languages: C ☛ Scripting Languages: Python ☛ Worked on Semi-custom design Tools: Cadence NCVerilog, Cadence RTL Compiler, Encounter RTL to GDSII, Xilinx ISE, ModelSim ☛ Full Custom design Tools: Virtuoso ADE/Layout XL ☛ Computing Platforms: Windows, Unix(Working knowledge), gvim editor, Microsoft Office
Konark Patel’s Current Industry Nvidia
Konark
Patel’s Prior Industry
Space Applications Centre Isro
|
Einfochips
|
E Infochips
|
Juniper Networks
|
Nvidia
Not the Konark Patel you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Nvidia
Senior Engineer
Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Juniper Networks
ASIC Engineer
Fri Jan 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Einfochips
Verification Engineer
Fri Jul 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
E Infochips
Verififcation Engineer
Fri Jul 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Space Applications Centre Isro
Trainee
Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)