
Krunal Patel
-> HDL based RTL logic design, verification and synthesis -> SystemVerilog based design and verification -> DFT techniques, Semiconductor manufacturing... | 1255 University AvenueApartment 237, Sacramento, United States
*50 free lookup(s) per month.
No credit card required.
Krunal Patel’s Emails kp****@mi****.com
Krunal Patel’s Phone Numbers No phone number available.
Social Media
Krunal Patel’s Location 1255 University AvenueApartment 237, Sacramento, United States
Krunal Patel’s Expertise -> HDL based RTL logic design, verification and synthesis -> SystemVerilog based design and verification -> DFT techniques, Semiconductor manufacturing process -> CMOS circuit design, simulation and layout -> x86 system architecture, parallel computer architecture -> ASIC design methodology -> Static timing analysis Specialties: HDL : Verilog, VHDL HVL : SystemVerilog Scripts : Perl, TCL Languages: C, C++, Assembly OS : LINUX, UNIX, Windows Tools: VCS, Design Compiler, PrimeTime, Xilinx ISE, Modelsim, Ledit, PSpice, Matlab Protocol : PCI, PCI Express, MESI, Dragon
Krunal Patel’s Current Industry Amd
Krunal
Patel’s Prior Industry
Microlink Solution
|
Microsemi
|
Amd
Not the Krunal Patel you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Amd
Senior Member Of Technical Staff
Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Microsemi
Product Design Engineer
Sun Jan 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Microlink Solution
Project trainee
Fri Feb 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu May 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)