Krunal Patel

Krunal Patel

-> HDL based RTL logic design, verification and synthesis -> SystemVerilog based design and verification -> DFT techniques, Semiconductor manufacturing... | 1255 University AvenueApartment 237, Sacramento, United States

*50 free lookup(s) per month.

No credit card required.

Krunal Patel’s Emails

Krunal Patel’s Phone Numbers

Social Media

Krunal Patel’s Location

Krunal Patel’s Expertise

Krunal Patel’s Current Industry

Krunal Patel’s Prior Industry

Not the Krunal Patel you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Amd

Senior Member Of Technical Staff

Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Microsemi

Product Design Engineer

Sun Jan 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Microlink Solution

Project trainee

Fri Feb 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu May 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.