
Matt Scheffer
20+ years experience in Semiconductor industry. Experience in roles from I/O and PHY design to CAD to... | Hilton, New York, United States
*50 free lookup(s) per month.
No credit card required.
Matt Scheffer’s Emails ma****@gl****.com
Matt Scheffer’s Phone Numbers No phone number available.
Social Media
Matt Scheffer’s Location Hilton, New York, United States
Matt Scheffer’s Expertise 20+ years experience in Semiconductor industry. Experience in roles from I/O and PHY design to CAD to Application Engineering. Worked technologies from 0.35um to 12nm.
Matt Scheffer’s Current Industry Intel
Matt
Scheffer’s Prior Industry
Vlsi Technology
|
Sgi
|
Virtual Silicon
|
Amd
|
Qualcomm
|
Ema Design Automation
|
Alstom Transport
|
Synaptics
|
Globalfoundries
|
Intel
Not the Matt Scheffer you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
PDK Customer Support Engineer
Wed Jun 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Globalfoundries
Senior MTS Field Application Engineer
Wed Dec 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Globalfoundries
Senior MTS Corporate Application Engineer
Fri Dec 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Dec 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Synaptics
Senior CAD Engineer
Wed Jul 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Dec 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)
Alstom Transport
System Engineer
Tue Dec 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Ema Design Automation
Field Application Engineer
Tue Jul 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)
Qualcomm
Staff Engineer
Sun Oct 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jul 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Amd
Senior Design Engineer
Mon Jul 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Oct 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time)
Virtual Silicon
Senior Circuit Design Engineer
Fri Oct 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jun 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Sgi
Design Engineer
Thu Apr 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Oct 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)
Vlsi Technology
Circuit Design Engineer
Tue Jul 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Apr 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)