
Mohd Atif
More than 12 years of experience in Physical Design domain mainly concentrating on TFM (Tools, Flows and Methodologies)... | Bengaluru, Bengaluru, India
*50 free lookup(s) per month.
No credit card required.
Mohd Atif’s Emails at****@in****.com
Mohd Atif’s Phone Numbers No phone number available.
Social Media
Mohd Atif’s Location Bengaluru, Bengaluru, India
Mohd Atif’s Expertise More than 12 years of experience in Physical Design domain mainly concentrating on TFM (Tools, Flows and Methodologies) comprising of varied related tasks, not limited to: • Deducing, forming and rolling out methodologies that suit AMS and RF designs domain • Carrying out technology study and impart training to massive engineering teams helping quick bring up • Technical layout expert for FinFet based advanced node technologies • Acting as a program interface for a technology node towards (Design teams, Foundry and EDA) • Defining, developing, maintaining, collaborating and bench marking the various flows and tools ensuring a smooth roll out and hassle free adaptation • Physical layout development of Analog circuits and Memory compilers i.e. (SRAMs and DRAMs) • Technically leading a layout team towards SRAM compiler layout product development • Closely interacting with division heads and close down on required TFM with experienced inputs for needs and desires Energized by technically challenging situations. Having the self driven motivation and love to be a team player.
Mohd Atif’s Current Industry Intel
Mohd
Atif’s Prior Industry
St Microelectronics
|
Synopsys
|
Intel
Not the Mohd Atif you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
Engineering Manager
Thu Dec 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Intel
Full Custom Methodology Expert
Mon Jun 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Synopsys
Sr. R&D Engineer
Sat Jun 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri May 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Synopsys
R&D Engineer
Fri Apr 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed May 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
St Microelectronics
Design Engineer
Sun Jan 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)