
Nandini Jain
Physical Design Expert in leading high speed and low power IP/SoC designs. Define physical design strategies for... | Bengaluru, Karnataka, India
*50 free lookup(s) per month.
No credit card required.
Nandini Jain’s Emails na****@in****.com
Nandini Jain’s Phone Numbers No phone number available.
Social Media
Nandini Jain’s Location Bengaluru, Karnataka, India
Nandini Jain’s Expertise Physical Design Expert in leading high speed and low power IP/SoC designs. Define physical design strategies for efficient convergence with quality and meet schedule Goals. Physical Design Methodology expert - Early Design Planning - Floorplanning and Partitioning of large SoCs - Placement and Routing - CTS Methodologies - Timing Convergence - Electrical/Reliability Closure - Design Flow Automation Taped out 20+ complex ASIC/SoC/Processor design as a team. Team influencer, mentor for competency building across design teams.
Nandini Jain’s Current Industry Intel
Nandini
Jain’s Prior Industry
Motorola Semiconductor
|
Tality Design Services
|
Texas Instruments
|
Manthan Semiconductors
|
Synapse Design Automation
|
Smartplay Technologies
|
Intel
Not the Nandini Jain you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
Sr Tech Lead, Physical Design
Tue Sep 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Smartplay Technologies
Engineering Manager
Tue Oct 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Sep 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Synapse Design Automation
Senior Design Engr
Sun Jan 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Apr 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Manthan Semiconductors
Project Lead
Tue Apr 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Nov 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)
Texas Instruments
Sr. Design Engr.
Fri Mar 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jul 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time)
Tality Design Services
Design Engr
Tue May 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Feb 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Motorola Semiconductor
Amts
Mon Nov 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2001 00:00:00 GMT+0000 (Coordinated Universal Time)