
Peter Hazen
No headline available | Roseville, California, United States
*50 free lookup(s) per month.
No credit card required.
Peter Hazen’s Emails ph****@mi****.com
Peter Hazen’s Phone Numbers No phone number available.
Social Media
Peter Hazen’s Location Roseville, California, United States
Peter Hazen’s Expertise Corporate Vice President, Data Center Solutions at Microchip
Peter Hazen’s Current Industry Microchip Technology
Peter
Hazen’s Prior Industry
Intel
|
Pmc Sierra
|
Microsemi
|
Microchip
|
Microchip Technology
Not the Peter Hazen you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Microchip Technology
Corporate Vice President, Data Center Solutions
Tue Mar 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Microchip
Vice President and Business Unit Manager, Data Center Solutions
Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Microsemi
Vice President and Business Unit Manager, Data Center Solutions
Fri Jan 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Pmc Sierra
Vice President, Scalable Solutions Group, Enterprise Storage Division
Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jan 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Marketing Director, Intel NAND Solutions Group
Wed Feb 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu May 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Strategic Planning Manager, Intel Mobility Group & Intel Communications Group
Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Technical Assistant (TA) to VP/CTO of Intel Communications Group & TA to VP Worldwide Tech Sales
Thu Apr 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Dec 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Technical Marketing Manager; Product Line Architect, Intel Memory Component Division
Mon Jun 01 1992 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Mar 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Sr. Design Engineer, Intel Memory Component Division
Fri Aug 01 1986 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri May 01 1992 00:00:00 GMT+0000 (Coordinated Universal Time)