
Poching Tsai
Broadly skilled coating engineer with over 8 years successful experience in printed electronics field. Recognized as a key... | Newark, California, United States
*50 free lookup(s) per month.
No credit card required.
Poching Tsai’s Emails pt****@qu****.com
Poching Tsai’s Phone Numbers 1408452****
Social Media
Poching Tsai’s Location Newark, California, United States
Poching Tsai’s Expertise Broadly skilled coating engineer with over 8 years successful experience in printed electronics field. Recognized as a key contributor to product and process development for functional film. Leading coating team for process development, formulation optimization and customer technical support. Result driven with outstanding engineering skills and proven success interfacing with both R&D and manufacturing. Expertise in ● Optical thin film coating ● DOE and data analysis ● OPV and QDEF ● Process development ● Flex manufacturing ● Project management ● PVD ● Technology transfer ● Device engineering ● 5S management
Poching Tsai’s Current Industry Quantumscape
Poching
Tsai’s Prior Industry
Chi Mei Optoelectronics
|
Solarmer Energy
|
Nanosys
|
Capacitor Sciences
|
Tactus Technology
|
Quantumscape
Not the Poching Tsai you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Quantumscape
Coating process engineer
Thu Jul 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Tactus Technology
Senior Manufacturing Engineer
Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Feb 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time)
Capacitor Sciences
Coating Engineer
Sun Sep 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Nanosys
Coating and film engineer
Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jul 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Solarmer Energy
Coating & Device Engineer
Tue Mar 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Chi Mei Optoelectronics
Engineer in TFT ETCH department
Mon Jan 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)