
Pranab Ghosh
Seasoned ASIC professional with extensive expertise in Design verification A UVM expert with experience of verification architecture and test... | San Jose, California, United States
*50 free lookup(s) per month.
No credit card required.
Pranab Ghosh’s Emails pg****@br****.com
Pranab Ghosh’s Phone Numbers No phone number available.
Social Media
Pranab Ghosh’s Location San Jose, California, United States
Pranab Ghosh’s Expertise Seasoned ASIC professional with extensive expertise in Design verification A UVM expert with experience of verification architecture and test plan development for full chip, subsystem and block level. I have developed multiple test benches from scratch and have extensive experience with SystemVerilog, Constraint-random environment, Assertions, Coverage and signoff. Involved in spec-to-tapeout full life cycle of multiple ASIC products Verified several Multi-Million gate ASIC products for storage networking and EPON Extensive experience in working with teams in different geographic locations Patent 7042250, related to 'Synchronization of Clock signal'
Pranab Ghosh’s Current Industry Dreambig Semiconductor
Pranab
Ghosh’s Prior Industry
Wipro Technologies
|
Audio Video Millennium
|
Texas Instruments
|
Emulex
|
Broadcom
|
Dreambig Semiconductor
Not the Pranab Ghosh you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Dreambig Semiconductor
Director ASIC Engineering
Wed Apr 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Broadcom
Principal Engineer - IC Design
Tue Apr 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Feb 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Emulex
Principal Engineer
Sat May 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Texas Instruments
Senior Design Engineer
Sat Feb 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Apr 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time)
Audio Video Millennium
Senior ASIC Design engineer
Sat Apr 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)
Wipro Technologies
Design Engineer
Mon Jan 01 1996 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)