
Rajkumar Mandal
A technologist who is a Positive thinker and Passionate to achieve great heights in life. Looking to make... | Bengaluru, Karnataka, India
*50 free lookup(s) per month.
No credit card required.
Rajkumar Mandal’s Emails ra****@go****.com
Rajkumar Mandal’s Phone Numbers No phone number available.
Social Media
Rajkumar Mandal’s Location Bengaluru, Karnataka, India
Rajkumar Mandal’s Expertise A technologist who is a Positive thinker and Passionate to achieve great heights in life. Looking to make difference in people life by coaching them on Technical skills and life skills. I also believe that learning has to go lifelong. An avid reader of leadership, life skills and business skill books. My goal in the life is to mentor and coach thousands of people live a better life by teaching what I have learnt and experienced in life. #Physical Design #Physical Verification. #Innovus tool #Calibre tool #DRC #LVS #SOC #Integration #SPICE #TCL #DFM #CAD #ICC #ICV #
Rajkumar Mandal’s Current Industry Google
Rajkumar
Mandal’s Prior Industry
Wafer Space
|
Wipro Technologies
|
Karnataka Microelectronic Design Centre
|
Intel
|
Wipro
|
Google
Not the Rajkumar Mandal you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Technical Lead
Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Wafer Space
Technical Lead
Fri May 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Wipro
Vlsi Technical Lead
Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri May 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Physical Design And Physical Verification
Wed Apr 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Karnataka Microelectronic Design Centre
Engineer 1
Fri Aug 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Apr 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Wipro Technologies
Analog Layout Engineer L2
Mon Aug 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jul 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Wafer Space
Technical Lead
— Present