Richard Todd
I.C. Mask Designer with over 30 years of experience doing cell, block and chip level floorplanning, layout and... | Minneapolis, Minnesota, United States
*50 free lookup(s) per month.
No credit card required.
Richard Todd’s Emails rt****@mi****.com
Richard Todd’s Phone Numbers No phone number available.
Social Media
Richard Todd’s Location Minneapolis, Minnesota, United States
Richard Todd’s Expertise I.C. Mask Designer with over 30 years of experience doing cell, block and chip level floorplanning, layout and verification in IBM 32SOI and TSMC 90, 40 & 28nm processes. Briefly worked with TSMC 12/16nm finfet process and currently working with 5nm. Specialties: Layout and verification of high-speed custom analog circuits and CMOS SerDes, PLL, high speed I/O and ESD devices using Cadence Virtuoso, Cadence PVS/Pegasus verification tools. Also have previous experience with Mentor Calibre & Assura. Support chip-level layout of complex system- level designs to provide customers with chips that meet performance requirements. Provide guidance to contractors and engineers in regard to layout-specific rules and guidelines across multiple processes. Work with other design centers across the country and globe on projects, ensuring effective collaboration.
Richard Todd’s Current Industry Micron Technology
Richard
Todd’s Prior Industry
Unisys Defense Systems
|
Vtc
|
Amcc
|
Toshiba America Electronic Components
|
Micron Technology
Not the Richard Todd you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience
Micron Technology
Senior Mask Designer
Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Toshiba America Electronic Components
Physical Design Specialist
Tue Oct 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue May 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Amcc
Senior Lead Mask Designer
Fri Oct 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Aug 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)
Vtc
Senior I.C. Mask Designer
Fri Oct 01 1993 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Oct 01 1999 00:00:00 GMT+0000 (Coordinated Universal Time)
Vtc
Equipment Maintenance Technician
Mon Jan 01 1990 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Oct 01 1993 00:00:00 GMT+0000 (Coordinated Universal Time)
Unisys Defense Systems
Engineering Assistant
Tue Jan 01 1985 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Nov 01 1989 00:00:00 GMT+0000 (Coordinated Universal Time)Skills
Languages
Richard Todd Email Addresses
FAQ About Richard Todd
-
Richard Todd is located at
Minneapolis, Minnesota, United States -
Richard Todd is a
I.C. Mask Designer with over 30 years of experience doing cell, block and chip level floorplanning, layout and verification in IBM 32SOI and TSMC 90, 40 & 28nm processes. Briefly worked with TSMC 12/16nm finfet process and currently working with 5nm. Specialties: Layout and verification of high-speed custom analog circuits and CMOS SerDes, PLL, high speed I/O and ESD devices using Cadence Virtuoso, Cadence PVS/Pegasus verification tools. Also have previous experience with Mentor Calibre & Assura. Support chip-level layout of complex system- level designs to provide customers with chips that meet performance requirements. Provide guidance to contractors and engineers in regard to layout-specific rules and guidelines across multiple processes. Work with other design centers across the country and globe on projects, ensuring effective collaboration. Micron Technology -
Richard Todd currently works in the
Micron Technology -
Richard Todd specializes in
I.C. Mask Designer with over 30 years of experience doing cell, block and chip level floorplanning, layout and verification in IBM 32SOI and TSMC 90, 40 & 28nm processes. Briefly worked with TSMC 12/16nm finfet process and currently working with 5nm. Specialties: Layout and verification of high-speed custom analog circuits and CMOS SerDes, PLL, high speed I/O and ESD devices using Cadence Virtuoso, Cadence PVS/Pegasus verification tools. Also have previous experience with Mentor Calibre & Assura. Support chip-level layout of complex system- level designs to provide customers with chips that meet performance requirements. Provide guidance to contractors and engineers in regard to layout-specific rules and guidelines across multiple processes. Work with other design centers across the country and globe on projects, ensuring effective collaboration. -
Richard Todd speaks the following languages:
No languages available. -
Richard Todd has prior experience in the following industries:
Toshiba America Electronic Components , Amcc , Vtc , Vtc , Unisys Defense Systems -
Richard Todd has the following professional experience:
Micron Technology , Toshiba America Electronic Components , Amcc , Vtc , Vtc , Unisys Defense Systems . -
You can view Richard Todd’s
LinkedIn profile at LinkedIn URL. -
Richard Todd’s work email addresses are
[email protected] . -
Richard Todd works at
Micron Technology
People you may be interested in
- Kathryn Swingle
- Eve Kirby
- Angelica Ruiz
- Yanil Martinez
- Sam Ikoku
- Emily Chalk
- Caitlin Mitsch
- Edna Rocio Olarte
Administrative Secretay. Office Management
--
Purchasing at Record Aircraft Parts, Corp.
College Access Team Lead
CEO/Managing Consultant, NAKACHI Consulting
Territory Sales Manager
Clinical Pharmacist — Medical Affairs, Clinical Development
instructora de gimnasia en Life Time Fitness