
Sandeep Dwivedi
Deep expertise in high speed ddr interface design.. hand on experience in DDR5, LPDDR5, FFE, CTLE, DFE, VGA, Slicer. LP5/lp4/lp4x... | Karnataka, Karnataka, India
*50 free lookup(s) per month.
No credit card required.
Sandeep Dwivedi’s Emails sd****@mi****.com
Sandeep Dwivedi’s Phone Numbers No phone number available.
Social Media
Sandeep Dwivedi’s Location Karnataka, Karnataka, India
Sandeep Dwivedi’s Expertise Deep expertise in high speed ddr interface design.. hand on experience in DDR5, LPDDR5, FFE, CTLE, DFE, VGA, Slicer. LP5/lp4/lp4x upto 6.4gbps in finfet.. 7nm, 10nm, 14nm Various IO standard such as LPDDR5/4/LPDDR4X, DDR4/3 , LVDS, Sub-LVDS Timing Circuit : DLL , DCC DDR interface : Full cycle of DDR analog component design, experience in low jitter clock design, SI and PI of high speed interface. Reference and Biasing ckt : Bandgap Ref. Experience in LDO, Oscillator, Bandgap. Experience in various pad order placement bump planning, implementation and silicon bringup.
Sandeep Dwivedi’s Current Industry Micron Technology
Sandeep
Dwivedi’s Prior Industry
Sarnoff
|
Arm
|
Krivi Semiconductor
|
Invecas
|
Samsung Electronics
|
Micron Technology
Not the Sandeep Dwivedi you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Micron Technology
Director , ASIC Analog Design
Fri Sep 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Micron Technology
Senior Manager ASIC Analog Design
Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)
Samsung Electronics
Associate Technical Director
Fri Mar 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Samsung Electronics
Senior Staff Engineer
Thu Mar 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Invecas
PMTS
Thu Dec 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Mar 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Krivi Semiconductor
Co-founder & Principal Engineer
Fri Nov 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Arm
Staff Design Engineer
Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Oct 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)
Arm
Senior Design Engineer
Fri Jan 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Dec 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)
Arm
Design Engineer
Wed Aug 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Dec 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)
Sarnoff
Design Engineer
Sat Jul 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jul 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)