Sandeep Dwivedi

Sandeep Dwivedi

Deep expertise in high speed ddr interface design.. hand on experience in DDR5, LPDDR5, FFE, CTLE, DFE, VGA, Slicer. LP5/lp4/lp4x... | Karnataka, Karnataka, India

*50 free lookup(s) per month.

No credit card required.

Sandeep Dwivedi’s Emails

Sandeep Dwivedi’s Phone Numbers

Social Media

Sandeep Dwivedi’s Location

Sandeep Dwivedi’s Expertise

Sandeep Dwivedi’s Current Industry

Sandeep Dwivedi’s Prior Industry

Not the Sandeep Dwivedi you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Micron Technology

Director , ASIC Analog Design

Fri Sep 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Micron Technology

Senior Manager ASIC Analog Design

Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Sep 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)

Samsung Electronics

Associate Technical Director

Fri Mar 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)

Samsung Electronics

Senior Staff Engineer

Thu Mar 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jul 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)

Invecas

PMTS

Thu Dec 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Mar 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)

Krivi Semiconductor

Co-founder & Principal Engineer

Fri Nov 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Oct 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)

Arm

Staff Design Engineer

Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Oct 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)

Arm

Senior Design Engineer

Fri Jan 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Dec 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)

Arm

Design Engineer

Wed Aug 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Dec 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time)

Sarnoff

Design Engineer

Sat Jul 01 2006 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jul 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.