Sanjeev Kumar

Sanjeev Kumar

• Worked on verification of Server Processor, SSD flash controller, storage chips, TCP offload engine, Analog Devices processors and... | Mountain View, California, United States

*50 free lookup(s) per month.

No credit card required.

Sanjeev Kumar’s Emails

Sanjeev Kumar’s Phone Numbers

Social Media

Sanjeev Kumar’s Location

Sanjeev Kumar’s Expertise

Sanjeev Kumar’s Current Industry

Sanjeev Kumar’s Prior Industry

Not the Sanjeev Kumar you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Rivos

Principal Member of Technical Staff

Fri Jul 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Marvell Semiconductor

Principal Engineer, Design Verification

Thu Nov 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jul 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)

Microsoft

Verification

Sun Nov 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Nov 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)

Micron

Verification Consultant

Thu Jan 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Oct 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)

Rockwell Collins

Verification Engineer - Consultant

Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)

Qualcomm Systems

Engineer-3

Sat Jan 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)

Smartplay Technologies

Lead Engineer

Thu Jan 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2013 00:00:00 GMT+0000 (Coordinated Universal Time)

Amd

Verification Infrastructure

Thu Jan 01 2009 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)

Emulex Communications

Senior Engineer

Mon Jan 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)

Emulex Communications

Senior Engineer

Sat Jan 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jan 01 2007 00:00:00 GMT+0000 (Coordinated Universal Time)

Link Logik

Lead Design Engineer

Sat Jan 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)

Analog Devices

Engineer

Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2005 00:00:00 GMT+0000 (Coordinated Universal Time)

Bharat Electronics

Trainee

Tue Jan 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jan 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.