Sean Linning

Sean Linning

ASIC Digital electronics design and verification engineer. | Greenock, Scotland, United Kingdom

*50 free lookup(s) per month.

No credit card required.

Sean Linning’s Emails

Sean Linning’s Phone Numbers

Social Media

Sean Linning’s Location

Sean Linning’s Expertise

Sean Linning’s Current Industry

Sean Linning’s Prior Industry

Not the Sean Linning you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Nanusens

Asic Digital Design Engineer

Fri May 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

West Coast Semi Design

Digital Design Engineer

Mon Jan 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Apr 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)

Cirrus Logic

Senior Verification Engineer

Wed Mar 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Dec 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Huaweineul

Asic Digital Design Engineer

Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Mar 01 2017 00:00:00 GMT+0000 (Coordinated Universal Time)

Texas Instruments

Digital Design Engineer

Thu Mar 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Jun 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)

National Semiconductor

Digital Design Engineer

Mon Apr 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Mar 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)

Cadence Design Systems

Senior Design Engineer, Datacom/Telecom Group

Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Mar 01 2002 00:00:00 GMT+0000 (Coordinated Universal Time)

Ibm

Development Engineer, Pc Server Develpoment

Tue Apr 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)

Ibm

Emc Engineer

Thu Sep 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Apr 01 1997 00:00:00 GMT+0000 (Coordinated Universal Time)

Ibm

Power Supply Evaluation Engineer

Mon Jan 01 1990 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Sep 01 1994 00:00:00 GMT+0000 (Coordinated Universal Time)

Ferranti Defence Systems

Reliability Engineer

Tue Dec 01 1987 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Dec 01 1989 00:00:00 GMT+0000 (Coordinated Universal Time)

Gec Plessey Telecommunications

Lab Engineer

Sun Sep 01 1985 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Nov 01 1987 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.