
Siddharth Sawant
ASIC Hardware engineering and program management leader offering 14 years of experience in product and foundry businesses driving... | 180 Alicante DriveUnit 201, San Jose, United States
*50 free lookup(s) per month.
No credit card required.
Siddharth Sawant’s Emails si****@gl****.com
Siddharth Sawant’s Phone Numbers No phone number available.
Social Media
Siddharth Sawant’s Location 180 Alicante DriveUnit 201, San Jose, United States
Siddharth Sawant’s Expertise ASIC Hardware engineering and program management leader offering 14 years of experience in product and foundry businesses driving ASIC/SoC programs, pre and post-silicon product development, digital methodology development, customer, EDA & IP, and vendor management. ► Supported 100+ customers across 10+ tech nodes for Automotive, Datacenter, SatCom, GPU applications ► Big-tech and start-up experience of leading ASIC programs towards successful tape-out and first-pass silicon ► Engineer turned TPM with technical experience spanning RTL to GDSII, implementation, design flows, LEC, library characterization, STA timing and margins, Spice and Monte-Carlo simulations, aging ► Presented at multiple industry conferences such as SNUG, CDNLive, Tau, and DAC as an industry expert and invited speaker on Automotive Aging reliability and timing flows
Siddharth Sawant’s Current Industry Meta
Siddharth
Sawant’s Prior Industry
Microchip Technology
|
Intel
|
Qualcomm
|
Globalfoundries
|
Aeva
|
Meta
Not the Siddharth Sawant you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Meta
Silicon Technical Program Management - AR/VR Reality Labs
Thu Feb 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Aeva
Technical Program Management, Silicon
Sat Jan 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Feb 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)
Globalfoundries
Senior Member Of Technical Staff (Hardware Lead)
Mon Jun 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Globalfoundries
Member of Technical Staff (Hardware Lead)
Sat Oct 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jun 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Qualcomm
Design Implementation Engineer(Synthesis, timing(STA), Conformal LEC- Implementation Engineer)
Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Intel
Graphics Hardware Engineer
Tue Nov 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time)
Microchip Technology
Design Engineer
Wed Jun 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Nov 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)
Microchip Technology
Analog Engineering Intern
Thu Jul 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun May 01 2011 00:00:00 GMT+0000 (Coordinated Universal Time)