
Umang Angrish
VLSI Domain Skills HDLs: Verilog HVL: System Verilog,UVM Scripting Language: shell scripting (linux) EDA Tool: Xilinx ISE, Modelsim Domain: ASIC/FPGA Design Flow, Digital Design... | South Delhi, Delhi, India
*50 free lookup(s) per month.
No credit card required.
Umang Angrish’s Emails ua****@ca****.com
Umang Angrish’s Phone Numbers No phone number available.
Social Media
Umang Angrish’s Location South Delhi, Delhi, India
Umang Angrish’s Expertise VLSI Domain Skills HDLs: Verilog HVL: System Verilog,UVM Scripting Language: shell scripting (linux) EDA Tool: Xilinx ISE, Modelsim Domain: ASIC/FPGA Design Flow, Digital Design & Verification methodologies Knowledge: FSM based design, Simulation, Good understanding of the ASIC and FPGA design flow Experience in writing RTL models in Verilog HDL and Testbenches in SystemVerilog
Umang Angrish’s Current Industry Cadence Design Systems
Umang
Angrish’s Prior Industry
Cadence Design Systems
|
Sofcon
|
None
|
Chegg
|
Confidential
|
Mirafra Technologies
Not the Umang Angrish you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Cadence Design Systems
Product Validation Engineer Ii
Thu Sep 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
Mirafra Technologies
Verification Engineer
Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Confidential
Verification Engineer
Thu Jul 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Feb 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
Chegg
Q&A Expert
Sat Dec 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time)
None
None
Thu Sep 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Dec 01 2018 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Intern-Software Engineer
Sat Aug 01 2015 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Aug 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)
Sofcon
Trainee
Thu May 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jun 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)
Cadence Design Systems
Product Validation Engineer Ii
— Present