
Vardini Mohan
Computer Engineering graduate student at Arizona State University with a specialization in Computer Architecture and Digital Design. I... | Santa Clara, California, United States
*50 free lookup(s) per month.
No credit card required.
Vardini Mohan’s Emails va****@in****.com
Vardini Mohan’s Phone Numbers No phone number available.
Social Media
Vardini Mohan’s Location Santa Clara, California, United States
Vardini Mohan’s Expertise Computer Engineering graduate student at Arizona State University with a specialization in Computer Architecture and Digital Design. I believe a graduate education can help me to explore the areas of my interest in depth. Scripting/Programming Languages: Python, C++, Cadence SKILL Hardware Description Language: Verilog, System Verilog Tools: Xilinx Vivado, MATLAB, IC Validator, Cadence Virtuoso, Cadence Innovus, Synopsys Design Compiler, Synopsys StarRC, Cadence Layout Editor, Calibre (DRC, LVS, PEX), HSPICE, Waveviewer, gem5, ModelSim Operating Systems: Windows, Linux Hands on experience in design and simulation of Digital Circuits in 32nm and 7nm Technology, Parasitic Extraction, Layout Verification (DRC, LVS) and Static Timing Analysis.
Vardini Mohan’s Current Industry Intel
Vardini
Mohan’s Prior Industry
Ericsson
|
Ihrd Regional Centre Thiruvananthapuram
|
Silicon Labs
|
On Semiconductor
|
Intel
Not the Vardini Mohan you were looking for?
Find accurate emails & phone numbers for over 700M professionals.
Work Experience

Intel
SoC Design Engineer
Tue Jun 01 2021 00:00:00 GMT+0000 (Coordinated Universal Time) — Present
On Semiconductor
ASIC Validation Intern
Thu Oct 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Dec 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Silicon Labs
CAD Engineer Intern
Fri May 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Aug 01 2020 00:00:00 GMT+0000 (Coordinated Universal Time)
Ihrd Regional Centre Thiruvananthapuram
Project Intern
Wed May 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Jul 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)
Ericsson
Network Engineer
Sat Oct 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Tue Jan 01 2019 00:00:00 GMT+0000 (Coordinated Universal Time)