Yong Liu

Yong Liu

INDUSTRIAL ENGINEERING AND TECHNOLOGY DEVELOPMENT (1998-Present): FEOL/BEOL Semiconductor Process, Integration and Device R&D & Engineering for RF/digital CMOS, NOR/NAND... | Los Angeles Metropolitan Area, Los Angeles Metropolitan Area, United States

*50 free lookup(s) per month.

No credit card required.

Yong Liu’s Emails

Yong Liu’s Phone Numbers

Social Media

Yong Liu’s Location

Yong Liu’s Expertise

Yong Liu’s Current Industry

Yong Liu’s Prior Industry

Not the Yong Liu you were looking for?

Find accurate emails & phone numbers for over 700M professionals.

Work Experience

Intel

Process Integration Development

Sat Jun 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time) — Present

Helm Scientific Laboratory

Founder & Chief Scientist

Wed Feb 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed May 01 2024 00:00:00 GMT+0000 (Coordinated Universal Time)

Ostendo Technologies

Director, Semiconductor Development & Engineering

Fri Jul 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jan 01 2023 00:00:00 GMT+0000 (Coordinated Universal Time)

Towerjazz Semiconductor

Process and Device Research & Development

Mon Dec 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jul 01 2016 00:00:00 GMT+0000 (Coordinated Universal Time)

Rec Silicon

R&D Manager

Fri Jun 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time) — Mon Sep 01 2014 00:00:00 GMT+0000 (Coordinated Universal Time)

Kotura

Principal Engineer

Thu Apr 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time) — Fri Jun 01 2012 00:00:00 GMT+0000 (Coordinated Universal Time)

Innovative Silicon

Principal Member of Technical Staff

Sun Jun 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time) — Thu Apr 01 2010 00:00:00 GMT+0000 (Coordinated Universal Time)

Intel

NAND JDP Device Lab Manager, Senior Device/Staff Process Technology Development Engineer

Sat May 01 2004 00:00:00 GMT+0000 (Coordinated Universal Time) — Sun Jun 01 2008 00:00:00 GMT+0000 (Coordinated Universal Time)

Axcelis Technologies

Principal Scientist & SELOX Project Manager

Thu Jun 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time) — Wed Oct 01 2003 00:00:00 GMT+0000 (Coordinated Universal Time)

Syagen Technologies

Staff Scientist

Thu Jan 01 1998 00:00:00 GMT+0000 (Coordinated Universal Time) — Sat Jan 01 2000 00:00:00 GMT+0000 (Coordinated Universal Time)

Skills

Languages

No languages available.